This paper has designed an upgraded form of the boost topology. The voltage ratio of the traditional step-up topology has been increased in quadratic form. Moreover, a low value of the duty cycle, number of components, and voltage/current stresses besides a high efficiency are bold features. The different parameters have been extracted for the ideal/non-ideal modes of the components and continuous/discontinuous current modes. In addition, the different features, such as the current/voltage stresses, have been compared. The efficiency of the designed topology has been extracted, and its various kind of power losses have been compared. The small-signal analysis has been done, and the bode diagram of the system has been extracted. Besides the increased voltage ratio of the designed topology compared to the traditional step-up converter, the continuity of the input current has remained a brilliant feature. Moreover, the semiconductors' stresses have been low-value compared to the recently proposed topologies. Moreover, higher efficiency besides higher voltage gain has been achieved. Finally, the experimental results have been compatible with the simulation and theoretical outcomes. The higher voltage gain of the proposed converter has been caused by the lower value of the duty cycle in comparison with the conventional boost converter, besides an acceptable efficiency and semiconductor stresses.
Sharifi Shahrivar, R., Gholizadeh, H., Siadatan, A., & Afjei, S. E. (2023). Design and Implementation of a Modified Boost Topology with High Voltage Ratio and Efficiency Besides the Lower Semiconductors Stresses. International Journal of Research and Technology in Electrical Industry, 2(1), 67-76. doi: 10.52547/ijrtei.1.1.75
MLA
Reza Sharifi Shahrivar; Hossein Gholizadeh; Ali Siadatan; Seyed Ebrahim Afjei. "Design and Implementation of a Modified Boost Topology with High Voltage Ratio and Efficiency Besides the Lower Semiconductors Stresses", International Journal of Research and Technology in Electrical Industry, 2, 1, 2023, 67-76. doi: 10.52547/ijrtei.1.1.75
HARVARD
Sharifi Shahrivar, R., Gholizadeh, H., Siadatan, A., Afjei, S. E. (2023). 'Design and Implementation of a Modified Boost Topology with High Voltage Ratio and Efficiency Besides the Lower Semiconductors Stresses', International Journal of Research and Technology in Electrical Industry, 2(1), pp. 67-76. doi: 10.52547/ijrtei.1.1.75
VANCOUVER
Sharifi Shahrivar, R., Gholizadeh, H., Siadatan, A., Afjei, S. E. Design and Implementation of a Modified Boost Topology with High Voltage Ratio and Efficiency Besides the Lower Semiconductors Stresses. International Journal of Research and Technology in Electrical Industry, 2023; 2(1): 67-76. doi: 10.52547/ijrtei.1.1.75
)